JPS6160593B2 - - Google Patents
Info
- Publication number
- JPS6160593B2 JPS6160593B2 JP55039725A JP3972580A JPS6160593B2 JP S6160593 B2 JPS6160593 B2 JP S6160593B2 JP 55039725 A JP55039725 A JP 55039725A JP 3972580 A JP3972580 A JP 3972580A JP S6160593 B2 JPS6160593 B2 JP S6160593B2
- Authority
- JP
- Japan
- Prior art keywords
- emitting diode
- light emitting
- wiring pattern
- diode element
- light
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Device Packages (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3972580A JPS56135984A (en) | 1980-03-27 | 1980-03-27 | Manufacture of leadless light emitting diode chip |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3972580A JPS56135984A (en) | 1980-03-27 | 1980-03-27 | Manufacture of leadless light emitting diode chip |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56135984A JPS56135984A (en) | 1981-10-23 |
JPS6160593B2 true JPS6160593B2 (en]) | 1986-12-22 |
Family
ID=12560952
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3972580A Granted JPS56135984A (en) | 1980-03-27 | 1980-03-27 | Manufacture of leadless light emitting diode chip |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56135984A (en]) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5890792A (ja) * | 1981-11-25 | 1983-05-30 | Mitsubishi Electric Corp | 半導体光装置の製造方法 |
JPS599564U (ja) * | 1982-07-09 | 1984-01-21 | 清水 亮太郎 | リ−ドレス発光ダイオ−ド |
JPH0241650Y2 (en]) * | 1985-04-05 | 1990-11-06 | ||
JPH0447976Y2 (en]) * | 1985-07-04 | 1992-11-12 | ||
US4890383A (en) * | 1988-01-15 | 1990-01-02 | Simens Corporate Research & Support, Inc. | Method for producing displays and modular components |
US4843280A (en) * | 1988-01-15 | 1989-06-27 | Siemens Corporate Research & Support, Inc. | A modular surface mount component for an electrical device or led's |
JPH0639466Y2 (ja) * | 1989-02-06 | 1994-10-12 | スタンレー電気株式会社 | 表面実装型半導体装置 |
JPH0343750U (en]) * | 1989-09-04 | 1991-04-24 | ||
JP3819574B2 (ja) * | 1997-12-25 | 2006-09-13 | 三洋電機株式会社 | 半導体装置の製造方法 |
TWI351115B (en) | 2007-05-18 | 2011-10-21 | Everlight Electronics Co Ltd | Light-emitting diode module and the manufacturing method thereof |
JP6191224B2 (ja) * | 2013-05-10 | 2017-09-06 | 日亜化学工業株式会社 | 配線基板及びこれを用いた発光装置 |
-
1980
- 1980-03-27 JP JP3972580A patent/JPS56135984A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS56135984A (en) | 1981-10-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910002035B1 (ko) | 반도체 장치와 그 제조 방법 | |
JP3915992B2 (ja) | 面実装型電子部品の製造方法 | |
JP3992301B2 (ja) | チップ型発光ダイオード | |
JPS6160593B2 (en]) | ||
JP2000196000A (ja) | チップ電子部品及びその製造方法 | |
US8030753B2 (en) | Semiconductor device and method for making the same | |
JP2000196153A (ja) | チップ電子部品およびその製造方法 | |
US5406119A (en) | Lead frame | |
JP4908669B2 (ja) | チップ型発光素子 | |
JP3139613B2 (ja) | 表面実装型半導体発光装置及びその製造方法 | |
US6830496B2 (en) | Method of fabricating light emitting diode device with multiple encapsulants | |
JP2001352100A (ja) | 半導体発光素子 | |
KR100431307B1 (ko) | 캐패시터 내장형 칩 사이즈 패키지 및 그의 제조방법 | |
JP2001352105A (ja) | 表面実装型発光素子 | |
JPH11340609A (ja) | プリント配線板、および単位配線板の製造方法 | |
JPH02134893A (ja) | ハイブリッドic | |
JPH0416462Y2 (en]) | ||
JPH02172266A (ja) | リード、パッケージ及び電気回路装置 | |
JP3447139B2 (ja) | チップ型発光ダイオード | |
US20050009242A1 (en) | Packaging method for thin integrated circuits | |
JP2000036621A (ja) | 側面型電子部品の電極構造 | |
GB2222586A (en) | Joining articles with low melting point glass | |
JPH0517709B2 (en]) | ||
JPH0447949Y2 (en]) | ||
JP3342172B2 (ja) | 電子回路部品及びその製造方法 |